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Trapping phenomena in AlGaN and InAIN 
barrier HEMTs with different geometries 
Abstract 
Trapping effects were evaluated by means of pulsed measurements under different quiescent 
biases for GaN/AlGaN/GaN and GaN/InAlN/GaN. It was found that devices with an AlGaN 
barrier underwent an increase in the on-resistance, and a drain current and transconductance 
reduction without measurable threshold voltage change, suggesting the location of the traps in 
the gate-drain access region. In contrast, devices with an InAIN barrier showed a 
transconductance and a decrease in drain associated with a significant positive shift of threshold 
voltage, indicating that the traps were likely located under the gate region; as well as an on-
resistance degradation probably associated with the presence of surface traps in the gate-drain 
access region. Furthermore, measurements of drain current transients at different ambient 
temperatures revealed that the activation energy of electron traps was 0.43 eV and 0.38 eV for 
AlGaN and InAIN barrier devices, respectively. Experimental and simulation results 
demonstrated the influence of device geometry on the observed trapping effects, since devices 
with larger gate lengths and gate-to-drain distance values exhibited less noticeable charge 
trapping effects. 
Keywords: GaN-based HEMTs, gate length, gate-to-drain distance, pulsed measurements, 
trapping effects, virtual gate, drain current transient 
1. Introduction 
AlGaN/GaN high electron mobility transistors (HEMTs) have 
been demonstrated to be promising candidates for commercial 
RF power and high-voltage switching applications, especially 
at high temperature [1—4]. This suitability is due to the phy-
sical properties of GaN, such as wide bandgap, high break-
down voltage, and high electron mobility and saturation 
velocity. The intensive research carried out by many groups 
worldwide has led to the optimization of different aspects of 
HEMTs, among which are material quality and control of the 
surface [5]. Consequently, record device performances have 
been achieved in recent years. Nakajima et al reported a high 
output power of 900 W at 2.9 GHz and 81 W at 9.5 GHz [6], 
whereas Chung et al presented a cut-off frequency (fT) of 
224 GHz [7] and a maximum frequency (fmax) of 300 GHz 
[8]. Recently, 150 nm gate length T-gate devices, grown on Si 
substrates, have reached a Johnson's figure of merit of 
8.32 THzV [9]. Moreover, great efforts have been made in 
the investigation of lattice-matched InAlN-barrier HEMTs 
since they could potentially present no strain, which could 
improve the heterostructure stability [10] and long term 
reliability. A higher 2-dimensional electron gas (2DEG) 
density would be induced mainly by the larger spontaneous 
polarization compared to the AlGaN barrier [10-12]. Jardel 
et al presented devices with excellent power performance 
even in Ku band [13], and Lee et al reported lattice-matched 
InAlN/GaN HEMTs with an InGaN back barrier on a SiC 
substrate showing a record fT of 300 GHz for 30 nm gate 
length devices [14]. 
In spite of the excellent results shown in recent years, 
GaN-based device performance can still be limited by 
dispersion effects related to the presence of surface, bulk, or 
interface traps [15-17]. One of the most well-known trapping 
phenomena is the current collapse, which is a temporary 
recoverable reduction in drain current (7D) under the appli-
cation of a high drain field in the ON-state [17, 18]. The 
performance degradation due to charge trapping is related to 
intrinsic and extrinsic degradation mechanisms. Whereas the 
intrinsic effects are present prior to device operation, the 
extrinsic effects are generated by stressing the device during 
operation. The intrinsic effects are related to defect states 
which appear during growth and fabrication. They range from 
point defects (impurities and vacancies) to structural defects 
(threading dislocations, stacking faults, or screw disloca-
tions) [19]. 
The evaluation of trapping effects is essential because 
they are not only a performance-limiting factor, but also a key 
issue in terms of reliability [18]. There are several techniques 
for the characterization of trapping phenomena in GaN-based 
HEMTs, as described in [17]. For example, gate (drain) lag 
measurements, based on the analysis of the 7D delay in 
response to a gate (drain) voltage change, can provide 
information on the time constants of the trapping phenomena 
[16, 20]. Double-pulse /Q-^DS a nd ID-VGS measurements 
allow the quick and reliable characterization of current col-
lapse, as well as the extraction of valuable information 
regarding changes in I&, threshold voltage (VTH), and on-
resistance (RON) [17, 21]. The study of /D transients from 
OFF-state (a negative gate bias lower than VJH, or a high 
drain-gate voltage) to ON-state through multi-exponential 
transient measurements provides accurate extraction of the 
trap activation energy (EA) applying the Arrhenius 
plot [20, 22]. 
On the other hand, the optimal device layout design 
depends on the specific application requirements. In general, 
sub-micron gate length (LG) devices are more suitable for RF 
applications, whereas larger gate-to-drain distance (LGD) 
increases the breakdown voltage (VBD)- However, other fac-
tors, such as the influence of the geometry on self-heating, 
need to be considered during the device design [23]. Simi-
larly, the device geometry may also affect the trapping effects 
observed; however, no results concerning this topic have been 
found in the literature. Therefore, a deep study, by means of 
both, experimental and simulation tools, can be useful for the 
optimization of the device design. 
In this paper, we present an extensive analysis of trapping 
phenomena in both GaN/AlGaN/GaN and GaN/InAlN/GaN 
HEMTs, and quantify the possible location and EA of mea-
sured trap levels. Moreover, we evaluate the trapping effects 
as a function of the device geometry (mainly LG and LGD) to 
demonstrate its influence on the DC-RF dispersion. 
2. Experimental details 
The heterostructures were grown by metal-organic chemical 
vapour deposition (MOCVD) on 4H-SÍC substrates. The 
detailed structure of the samples is the following: 1 nm GaN/ 
22 nm Alo.29Gao.7iN/L4jum GaN/400/wm 4H-SÍC; and 3 nm 
Figure 1. Simplified scheme of one-finger devices. 
GaN/10nm Ino.17Alo.83N/l nm AlN/2/ím GaN/300 fim 4H-
SiC. An inductive coupled plasma (ICP) etch (CFVAr, 
5mTorr, 150/40 W ICP/RIE power, 160 Vdc bias, approxi-
mately 100 nm step) was performed for electrical device 
isolation. Ohmic contacts were formed by e-beam evaporation 
of Ti/Al/Ni/Au (20/120/40/80 nm) annealed at 850 °C for 
30 s in N2 atmosphere. The gate electrode was created eva-
porating a Ni/Au (20/200 nm) bilayer, with a one-finger 
layout. Then, a SUNy passivation layer of 100 nm thick was 
deposited by plasma enhanced chemical vapour deposition 
(PECVD). Figure 1 shows a picture and a simplified scheme 
of the devices under study. 
Preliminary dc characterization was performed in devices 
with WQ= 100//m, LG=3j«m, and LGD=10j«m. Table 1 
shows the main electrical parameters obtained. The on-resis-
tance (RON) was calculated as the inverse of the slope of the 
linear fitting of drain current (7D) in the linear region for 
VGS = 0 V . The threshold voltage (VTH) was extracted from 
the intercept of the fitting line of the transconductance (gm), 
whereas the carrier concentration (ns) and the mobility (/¿H) 
were extracted from the Hall measurements done in Van der 
Pauw structures. InAIN barrier devices showed better dc 
performance, as evidenced by a higher /o.max a nd gm.max a s 
well as lower RON-
The equipment used in the pulsed measurements con-
sisted of a low/high temperature Janis probe station and a 
system formed by a Yokogawa DLM2000 digital oscillo-
scope and an Agilent 81150A pulse function arbitrary noise 
generator, remotely controlled by software. Figure 2 shows 
the scheme of the set-up. 
Trapping effects were evaluated by double-pulsed mea-
surements similarly to those described in the literature 
[17, 21]. In these measurements, the device was first biased in 
OFF-state during 99 /¿s (TQFF)> a n c ' t^len turned to the ON-
state by changing the gate and drain voltages synchronously 
during a pulse width (TON) of 1 /¿s. As table 2 reports, five 
different quiescent points (Q points) were adopted. Point A 
was taken as reference since it presents negligible electron 
trapping. In the case of the other Q points, increasing the VDs. 
Q the gate-to-drain reverse bias is also increased, which leads 
to more trapping effects. 
Table 1. Typical electrical parameters measured in the studied devices. 
DEVICES (A mm J) RQN 0*2 mm J) (mS mm ) (V) (10+12 cm"2) fiH (cm2 V"1 s"1) 
AlGaN 
InAIN 
0.51 
0.91 
7.5 
6.7 
170.0 
177.6 
-4.2 
-7.6 
9.5 
19 
1560 
1509 
Figure 2. Scheme of the set-up. 
Table 2. Description of the Q points used to evaluate the trapping 
effects. 
^ G S . Q 
VDS.Q 
A 
OV 
OV 
B 
<VTH 
OV 
Q POINT 
C D 
<VTH <VTH 
10 V 15 V 
E 
<VTH 
20 V 
Afterwards, measurements of 7D transients were per-
formed to characterize the traps. Devices were kept in dif-
ferent trapping biases (VGS.F> ^DS.F) f ° r 100 s> a n d then 
switched to an ON-state bias (VQS.M> ^DS.MX recording / D 
from 1 fis to 200 s. Bisi et al demonstrated that the choice of 
the bias (VQS.M> ^DS.M) used f ° r the measurement of the 
transient 7D can strongly affect the results [21]. Moreover, 
they also concluded that the use of proper trap filling voltages 
could provide valuable information about the location of the 
traps [21]. Therefore, devices were tested at 80 °C using two 
different biases (VQS.M> ^DS.MX o n e m the linear region (Ml), 
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and the other in the saturation region (M2) to choose the 
optimal bias point. In addition, three different trap filling 
voltages (VGS.F> ^DS.F) were also used, two in OFF-state (Fl 
and F2) and one in semi ON-state (F3), in order to select the 
more adequate trap filling voltages. /D transient measurements 
at different ambient temperatures (T^^ were carried out and 
the activation energy of the traps (EA) was extracted from the 
Arrhenius plot. The following stretched multi-exponential 
function was used to fit the ID transients: 
hit) = /D.final - 2 f Ai ' e ^ (1) 
where A¡ is the amplitude, T, the typical time constant and fi¡ is 
the non-exponential stretching-factor of the N detected charge 
emission (A,->0) or capture (A,-<0) processes. Depending on 
the sample under study, Af can take values in between 2 and 4 
[21]. We used this function due to its good accuracy reported 
in [21] in comparison with other fitting methods [18, 24]. 
Finally, we evaluate the influence of device geometry (LG 
and ¿ G D ) o n t n e observed trapping effects. To do so, VGS-
pulsed measurements defined as gate turn-on measurements 
in [20] were carried out using a fixed period (T) of 4 ms and 
variable pulse width ( T O N ) from 1 ms to 1 /¿s in devices with 
different geometries. 
3. Results and discussion 
3.1. Trapping phenomena analysis 
Double pulsed measurements in dark revealed a reduction of 
the device performance possibly caused by the presence of 
traps. As figure 3(a) illustrates, devices with AlGaN barrier 
presented a reduction of /D and an increase in RON, which are 
approximately of 20% and 30%, respectively, for the 
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Figure 3. (a) ID and (b) gm (derived from /D-VGS) pulsed characterization for an AlGaN barrier device. 
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Figure 4. (a) ID and (b) gm (derived from IOVGS) pulsed characterization for an InAIN barrier device. 
quiescent bias point E (described in table 2). Besides the 
observed degradation of RON, they also showed a reduction of 
gm (35% for the quiescent bias point E) without any VTH shift, 
as shown in figure 3(b). Therefore, the current collapse in the 
AlGaN barrier devices was due to the presence of traps near 
the surface in the gate-drain access region [21, 25]. 
Concerning the InAIN barrier devices (figure 4), the B 
point is sufficient to induce a positive shift in the VTH value, 
which indicates the presence of traps in the region under the 
gate [17]. Moreover, the increase of ,R0N value as well as the 
reduction of the gm (50% and 59% respectively, for E point) 
when VDS quiescent voltage (C, D, and E points) revealed the 
trapping of electrons in the gate-to-drain region, which is 
activated by high gate-drain voltages (VQD) [17, 20, 26]. 
Comparing the results obtained for AlGaN and InAIN 
barrier devices under test, we can deduce that the RF per-
formance of InAIN HEMTs could be more dramatically 
affected by the presence of traps, even if they presented a 
better dc performance (see table 1). 
/D transient measurements were performed to study the 
capture and emission kinetics. They were carried out in the 
saturation region, as the signal related to capture and emission 
of electron is clearer than that obtained in the linear region. 
Different filling trap voltages were used to evaluate 
which is the most adequate for the extraction of EA. As 
figure 5(a) shows, an electron emission process (Tl) and an 
electron capture process (T2) were detected for AlGaN barrier 
devices. The peak labeled as Tl was enhanced by filling 
pulses with very negative VGS, which indicated that it was a 
gate-dependent trapping process. The chosen trap filling 
voltage was (-6 V, 8 V), since Tl related process had a 
typical time constant closer to the lower boundary of the 
acquisition window, which prevented the use of (-6, 20 V) to 
record this process at high temperatures. Figure 5(b) illus-
trates the differential signals related to the 7D transient mea-
surements done in InAIN barrier devices. They revealed the 
presence of an electron emission process (Tl ' ) and two 
electron capture processes (T2', and T3'). The peak labeled as 
T l ' was detected when the filling voltage had very negative 
VGS, which indicated that it was a gate-dependent trapping 
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Figure 5. Differential signals for (a) AlGaN and (b) InAIN barrier 
devices which were extracted from the fitted ID transient normalized 
to the final value shown in its corresponding inset figure. 
process; therefore, the chosen trap filling voltage was 
(-8.5 V, 8 V). 
Finally, 7D transient measurements at different I ^ t , from 
40 °C to 120 °C were performed to extract the apparent EA 
from the Arrhenius plot. Regarding AlGaN barrier devices, 
the value of EA for Tl was 0.43 eV (±0.02 eV), as figure 6 
shows. Interestingly, Arehart et al reported in [27] the 
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Figure 6. (a) Thermal activation and (b) Arrhenius plot with apparent activation energies for Tl and T2 in AlGaN barrier device. 
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Figure 7. (a) Thermal activation corresponding to the trap filling voltage (-8.5 V, 8 V). (b) Thermal activation corresponding to the trap 
filling voltage (-6 V, 12.5 V). (c) Arrhenius plot with apparent activation energy corresponding to Tl', T2' and T3' for InAIN barrier device. 
presence of traps in the access region with the same EA level 
of 0.43 eV in AlGaN/GaN devices. They could be associated 
with C/O/H impurities [24, 28, 29]. For instance, Tapajna 
et al reported traps with similar EA level (0.45 eV) in fresh 
devices located in the near-surface AlGaN region at the gate 
edge [24] which they attributed to the diffusion of impurities 
such as C and O into AlGaN close to the drain side of the 
gate. These impurities may be introduced during the growth 
of the structure. 
On the other hand, the extracted EA for T2 was 0.21 eV 
(±0.01 eV). Polyakov et al detected a hole trap with a very 
similar EA of 0.20 eV [30]. They indicated that its possible 
location could be either the AlGaN barrier or the GaN buffer. 
Furthermore, Tirado et al reported the presence of donor type 
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Figure 8. GLR calculated for (a) AlGaN and (b) InAIN barrier devices with fixed ¿GD = 15//m and Wa= 100//m and varying LG. 
traps acting as hole traps with an EA of 0.25 eV, uniformly 
distributed at the HEMT surface [16]. Although the origin of 
the donor surface traps is still a controversial issue, they are 
usually attributed to process damage, such as plasma and 
thermal damage, which generates nitrogen vacancies [31]. 
Regarding the InAIN barrier devices, the extracted EA for 
Tl ' was 0.38 eV (±0.02 eV), as shown in figure 7. A trap with 
similar EA (0.37 eV) was previously detected in InAlN/GaN 
HEMTs by Chikhaoui et al [32]. They suggested that this trap 
state is located at the InAlN/metal interface, which could be 
in agreement with the positive shift in VTn shown in 
figure 4(b). They associated this trap state to a structural 
defect, specifically to dislocations in the InAIN barrier layer. 
On the other hand, the extracted EA for the hole emission 
process T3' was 0.18 eV (±0.01 eV). Whereas no reports 
regarding hole traps with this EA value have been found in the 
literature for InAlN/GaN devices, Polyakov et al [30] deter-
mined hole traps with 0.18 eV for AlGaN/GaN HEMTs. 
Moreover, Faqir et al detected hole traps with identical EA, 
which were assumed to be a donor surface trap [33]. This can 
be associated with state defects introduced during the device 
fabrication, similarly to the donor surface trap (0.21 eV) 
detected in AlGaN barrier devices. 
Furthermore, /D transient measurements using as filling 
trap voltage (-6 V, 12.5 V) were performed at varying Tñmb 
(see figure 7(b)) in order to extract the EA for the hole capture 
process. As figure 7(c) shows, it resulted in 0.82 eV 
(±0.01 eV). Although hole traps with this EA have been not 
reported in InAlN/GaN devices yet, there is some literature 
related to these kinds of traps in AlGaN/GaN HEMTs. A 
donor-like trap with similar EA to T2' (0.86 eV) was reported 
by Polyakov et al for Fe-doped semi-insulating GaN struc-
tures [34]. Therefore, this trap could be introduced during the 
GaN buffer growth to achieve a semi-insulating behavior and 
hence is related to the material growth. 
3.2. Impact of LG and LGD on trapping effects 
Figure 5(a) reveals that the detected Tl and T2 in AlGaN 
barrier devices are gate-dependent processes. For InAIN 
barrier HEMTs, figure 5(b) shows that Tl ' and T3' are also 
gate-dependence processes. Therefore, Vos-pulsed measure-
ments were carried out in devices with different geometrical 
parameters to evaluate the impact of LG and LGD on trapping 
effects. The parameter chosen for the evaluation of the trap-
ping effects was the gate lag ratio (GLR), which is defined as: 
GLR 
-*D.pulsed 
JD.DC 
(2) 
where /o.Puised a nd ^D.DC are the drain current measured under 
pulsed and dc biases, respectively. 
Figure 8 illustrates the GLR as a function of TQN for 
AlGaN and InAIN barrier devices with LGD=15j«m and 
WQ= 100/mi and different LG. These devices presented GLR 
values lower than 1 indicating the 7D collapse when VGS 
changes abruptly, which can be explained by the 'virtual gate' 
effect [15]. This virtual gate is assumed to be located in the 
gate-drain region, being in series to the depletion layer 
underneath the gate [35] and it acts as a negatively biased gate 
due to the presence of negative charge on the surface [20, 36]. 
Whereas the gate electrode potential is controlled by the 
applied gate bias, the virtual gate potential is controlled by the 
total amount of trapped charge in the gate-drain access region. 
Therefore, the frequency dependence of /D is linked to the 
time constants associated with charge de-trapping phenom-
ena [36]. 
InAIN barrier devices presented more noticeable trapping 
effects than AlGaN barrier devices since they exhibited lower 
GLR values regardless of the device geometry (see figure 8). 
Furthermore, AlGaN and InAIN devices showed different 
time-dependence of 7D because the GLR value decreased 
dramatically for a different TQN, 1 /<s and 1 ms in AlGaN and 
InAIN devices, respectively. Interestingly, devices with larger 
LG led to higher GLR and hence, less current collapse. This 
confirms that lower trapping effects will be observed in 
devices with larger LG and consequently, their dc-RF dis-
persion will be less noticeable. 
Figure 9 shows the GLR as a function of TQN for AlGaN 
and InAIN barrier devices with LG=3/mi, WQ= 100/mi and 
different LGD. It illustrates similar results to those previously 
shown in figure 8, which can be summarized as more trapping 
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effects in InAlN barrier devices than in AlGaN barrier ones, 
and different time-dependence of /D for AlGaN and InAlN 
barrier HEMTs. Moreover, devices with larger LG D presented 
higher GLR and hence, less current collapse. This confirms 
that lower trapping effects, and hence lower dc-RF dispersion, 
will be observed in devices with larger ¿GD-
In order to better understand the LG and LG D influences 
on the observed trapping effects, we performed the following 
simulations implemented using commercial software (COM-
SOL). Details of the simulation method can be found in [37]. 
The simulated device structure with AlGaN barrier was the 
same as that used in the experiments. We did not consider the 
detailed volume charge distribution since the GaN cap was 
very thin (1 nm), but considered it as surface charge on the 
AlGaN surface. According to the studies in [38], ionized 
donor-like traps (positively charged) were assumed on the 
AlGaN surface which can neutralize partial negative polar-
ization charge. Note that the total surface charge density is a 
summation of positive charge of the ionized donor-like traps 
and the negative charge of the polarization. In the simulations, 
we fixed the polarization charge to 10 q cm" at the AlGaN/ 
LG (urn) 
-GD (urn) 
Figure 12. Simulated GLR as a function of La (a) andLGD (b). The devices were biased in the knee region of the lD (yGS = 0 Vand VDS = 5 V, 
the same as the experimental biases). 
Table 3. Summary of the results from the lD transient measurements 
performed in the devices under test. 
Device 
barrier Process Trap EA (eV) 
Electron emission (Tl) Acceptor-like 
AlGaN 
InAIN 
Hole emission (T2) 
Electron emis-
sion (Tl') 
Hole emission (T2') 
Hole emission (T3') 
Donor-like 
Acceptor-like 
Donor-like 
Donor-like 
0.43 
0.21 
0.38 
0.82 
0.18 
GaN interface and total charge of - l x l 0 1 2 q c m ~ 2 on the 
AlGaN surface to produce reasonable 2DEG density of 
9 x 1012 cm - 2 near the interface. When the device was biased 
in OFF-state, the donor-like traps near the drain-side gate 
edge were filled by the electrons tunneling from the gate 
metal. These filled traps were not charged and therefore led to 
higher density of the total negative surface charge and lower 
2DEG density, usually termed 'virtual gate' phenomenon, as 
was previously explained. 
Figure 10 shows the distribution of the simulated electric 
field magnitude IEI on the AlGaN surface as a function of LG 
variation from 3 ¿tan to 6 f¿m with fixed LG D=15j«m, 
figure 10(a), and varying LG D 10 ¿tan to 20 f¿m with fixed 
LG = 3j«m, figure 10(b). The maximum IEI indicates the 
position of the drain-side gate edge. The devices were biased 
in OFF-state with VGS = - 6 V ( < V T H ) and VDS = 3.5 V. In the 
simulations, a beveled gate edge was used in order to avoid 
the singularity of the electric field there, which was expected 
to be similar to the practical shape [39]. The maximum IEI and 
its distribution remained almost unchanged varying under LG 
or LG D variation. As we mentioned before, the surface traps 
were filled by the electrons tunneling from the gate metal. 
This tunneling current may be determined by IEI. The electron 
surface transport as well as transient process of trapping and 
de-trapping were not addressed as they go beyond the scope 
of the present work. It was unknown yet exactly about the 
electron transport mechanisms on the barrier surface, 
therefore we will neither address this nor the transient process 
of trapping and de-trapping in the simulations. However, due 
to the unchanged IEI, it is assumed that the devices with 
different geometries (different LG or LGD) have the same 
virtual gate length with the same probability of traps occu-
pancy. Specifically, in the simulations, we set the virtual gate 
length as 0.4 /¿m with the total negative charge density of 
- 9 x l 0 1 2 q c m " 2 . 
Figure 11 shows the simulated electron density for the 
device with and without virtual gate (see the indicated virtual 
gate in the graph). As expected, the electron density under the 
virtual gate was reduced significantly. 
The simulated GLR as a function of LG and LQD are 
shown in figures 12(a) and (b), respectively. Note that we did 
not consider the pulse width that can determine the prob-
ability of traps occupancy. Therefore, /o.Puised a n d ^D.DC were 
simulated for the device with (traps completely filled) and 
without (traps completely emptied) the virtual gate, respec-
tively. GLR increased with increasing LG or LGD , showing a 
similar tendency compared to the experimental results dis-
played in figures 9 and 10. 
The explanation for the simulation results is given in the 
following. For the device without virtual gate, /D.DC c a n be 
calculated as /D.DC = VDS/RT, where RT is the total resistance 
between the source and drain contact. For the device with 
virtual gate, /o.Puised c a n be calculated as /o.Puised = ^ D S / 
(RT + ARyo), where ARyG is the increased resistance caused 
by the virtual gate. Therefore, considering equation (2), GLR 
can be calculated as: 
GLR = 7D.PulSed//D.DC = l / [ l + (ARyG/RT)] (3) 
ARVG did not change for different device geometries due 
to the fixed virtual gate length and the fixed total charge 
density, as described before. Also, the devices were biased in 
the knee region of 7D (VGS = 0 V and VDS = 5 V, the same as 
the experimental biases), in which the access resistances 
between the gate and source/drain contact influenced by LS G 
and LG D are comparable to the channel resistance under the 
gate influenced by LG. In other words, RT does not mainly 
concentrate at the drain-side gate edge. Therefore, devices 
with larger LG or LG D had larger RT, smaller ARVQ/RT, and 
thus larger GLR. 
4. Conclusion 
We have evaluated the trap phenomena in AlGaN and InAlN 
barrier HEMTs. In spite of the better dc performance of 
InAlN barrier devices, they showed more remarkable trapping 
effects, in terms of higher 7D and gm decrease and greater ,R0N 
increase under double-pulsed conditions. The traps in the 
AlGaN barrier HEMTs under study were probably located in 
the gate-drain access region, since the double-pulsed char-
acterization showed a decrease of gm and 7D but without 
significant shift of VTn- In contrast, our InAlN barrier devices 
presented a reduction of 7D associated with a positive VTn 
shift, indicating the presence of traps under the gate region; as 
well as a degradation of both gm and .RON attributed to traps 
located in the gate-drain access region. /D transient mea-
surements enabled the identification of traps and the extrac-
tion of their EA in devices with both AlGaN and InAlN 
barriers whose results are summarized in table 3. Finally, 
experiments and simulations confirmed the influence of 
device geometry on the observed trapping effects, which are 
less noticeable for devices with larger LG or LGD . 
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